# **Power MOSFET**

# 40 V, 7.5 m $\Omega$ , 86 A, Single N–Channel, SO–8FL

## **Features**

- Low R<sub>DS(on)</sub>
- Low Capacitance
- Optimized Gate Charge
- AEC-Q101 Qualified and PPAP Capable
- NVMFS5833NWF Wettable Franks Product
- These Devices are Pb-Free and are RoHS Compliant

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	٧
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain Cur-		T <sub>mb</sub> = 25°C	I <sub>D</sub>	86	Α
rent R <sub>ΨJ-mb</sub> (Notes 1, 2, 3 & 4)	Steady	T <sub>mb</sub> = 100°C		61	
Power Dissipation	State	T <sub>mb</sub> = 25°C	P <sub>D</sub>	112	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		56	
Continuous Drain Cur-		T <sub>A</sub> = 25°C	I <sub>D</sub>	16	Α
rent R <sub>θJA</sub> (Notes 1, 3 & 4)	Steady State	T <sub>A</sub> = 100°C		11	
Power Dissipation		T <sub>A</sub> = 25°C	P <sub>D</sub>	3.7	W
R <sub>θJA</sub> (Notes 1 & 3)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	T <sub>A</sub> = 25°C, t <sub>p</sub> = 10 μs		I <sub>DM</sub>	324	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	86	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, I <sub>L(pk)</sub> = 36 A, L = 0.1 mH)			E <sub>AS</sub>	65	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T <sub>L</sub>	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	R <sub>ΨJ-mb</sub>	1.3	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	41	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 4. Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle/



## ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	7.5 mΩ @ 10 V	86 A



**N-CHANNEL MOSFET** 



SO-8 FLAT LEAD CASE 488AA STYLE 1



5833 = Specific Device Code xx = N (NVMFS5833N) or WF (NVMFS5833NWF)

A = Assembly Location
Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
NVMFS5833NT1G	SO-8FL (Pb-Free)	1500 / Tape & Reel		
NVMFS5833NT3G	SO-8FL (Pb-Free)	5000 / Tape & Reel		
NVMFS5833NWFT1G	SO-8FL (Pb-Free)	1500 / Tape & Reel		
NVMFS5833NWFT3G	SO-8FL (Pb-Free)	5000 / Tape & Reel		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condit	Test Condition		Тур	Max	Unit
OFF CHARACTERISTICS	'				•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				32.6		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	T <sub>J</sub> = 25°C			1.0	μΑ
			T <sub>J</sub> = 125°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$				±100	nA
ON CHARACTERISTICS (Note 5)			-		-		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	250 μΑ	2.0		3.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-7.6		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A			6.2	7.5	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 5 A			38		S
CHARGES AND CAPACITANCES							•
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V			1714		pF
Output Capacitance	C <sub>oss</sub>				210		1
Reverse Transfer Capacitance	C <sub>rss</sub>		İ		144		1
Total Gate Charge	Q <sub>G(TOT)</sub>				32.5		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 40 A			2.77		
Gate-to-Source Charge	Q <sub>GS</sub>				7.37		
Gate-to-Drain Charge	Q <sub>GD</sub>		İ		9		
SWITCHING CHARACTERISTICS (No	ote 6)	•			•		
Turn-On Delay Time	t <sub>d(on)</sub>				10.23		ns
Rise Time	t <sub>r</sub>	V <sub>G</sub> e = 10 V. V <sub>D</sub> e	= 20 V.		19.5		
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 20 V, $I_{D}$ = 40 A, $R_{G}$ = 2.5 $\Omega$			23.60		
Fall Time	t <sub>f</sub>				3.00		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 40 A	T <sub>J</sub> = 25°C		0.85	1.2	V
			T <sub>J</sub> = 125°C		0.7		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, $d_{IS}/d_t$ = 100 A/ $\mu$ s, $I_S$ = 40 A			23.5		ns
Charge Time	t <sub>a</sub>				13.5		1
Discharge Time	t <sub>b</sub>				10		1
Reverse Recovery Charge	Q <sub>RR</sub>				14		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: pulse width =  $300 \mu s$ , duty cycle  $\leq 2\%$ .

6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



http://onsemi.com


Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

**Temperature** 

#### **TYPICAL CHARACTERISTICS**



http://onsemi.com

## **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Response

#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without particular purpose, not uose Science asy analysis of the tree application of use of any product of circuit, and specifications can state and an inability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative